Providing the mechanical interface to probers or handlers. SmarTest Software Environment
A standard test flow in the 93k environment follows a specific hierarchy outlined in the manual: verigy 93k tester manual
This section explains how to map logical device pins to physical tester channels. It covers the setup of different pin types, such as High-Speed Digital, Analog, or Power Supply pins. Providing the mechanical interface to probers or handlers